R22

Max. Marks: 60

Code No: R22A1261

MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY

(Autonomous Institution – UGC, Govt. of India)

II B.Tech I Semester Supplementary Examinations, June 2025

Computer Organization & Architecture

(USE-US, USE-AIMIL, USE-IUT & B.TECH-AIMIL)									
Roll No									

Time: 3 hours

Note: This question paper contains two parts A and B

Part A is compulsory which carries 10 marks and Answer all questions.

Part B Consists of 5 SECTIONS (One SECTION for each UNIT). Answer **FIVE** Questions, Choosing ONE Question from each SECTION and each Question carries 10 marks.

		<u>PART-A (10 Marks)</u>	BCLL	CO(s)	Marks
		<u>(Write all answers of this part at one place)</u>			
1	А	How the characters are represented in computer?	L2	CO-I	[1M]
	В	What is the range of values represented using 8-bits in	L3	CO-I	[1M]
		2's complement notation?			
	С	What is instruction code?	L2	CO-II	[1M]
	D	A computer system uses 16 registers. How many bits	L3	CO-II	[1M]
		required for referring a register in the instruction code?			
	Е	Why do Read only Memories are required in the	L3	CO-III	[1M]
		computer?			
	F	What is Hit Ratio?	L2	CO-III	[1M]
	G	Why an IO Interface is required in IO System?	L3	CO-IV	[1M]
	Η	Differentiate between Interrupt and Exceptions.	L2	CO-IV	[1M]
	Ι	What are the challenges to implement parallel processor	L2	CO-V	[1M]
		architecture?			
	J	How many clock cycles required in pipeline for the	L3	CO-V	[1M]
		given n tasks and k stages?			
		PART-B (50 Marks)			
		SECTION-I			
2	А	Explain the following components in computer system	L2	CO-I	[5M]
		i) Central Processing Unit			
		ii) Main Memory			
	В	Explain addition and subtraction of 2's complement	L3	CO-I	[5M]
		data.			
		OR			
3	А	Demonstrate with a neat sketch and example Ripple	L2	CO-I	[5M]
		carry adder circuit.			
	В	Perform the multiplication of +14 and +8 using shift-and	L3	CO-I	[5M]
		add algorithm.			
		<u>SECTION-II</u>			
4	А	What is the use of Register Transfer Language? Explain	L2	CO-II	[5M]

	В	 the various arithmetic micro operations. How do addressing mode useful in instruction execution? Explain the following addressing modes. i) Register Indirect Addressing Mode ii) Base Register Addressing Mode OR 	L2	CO-II	[5M]
5	А	Write the instruction code format and explain shift instructions.	L2	CO-II	[5M]
	В	What is micro-programmed control? Describe the hardware diagram to implement micro-programmed control.	L3	CO-II	[5M]
		SECTION-III			
6	А	How the Semiconductor Memories are classified? Demonstrate with a diagram typical RAM chip.	L2	CO-III	[5M]
	В	Illustrate with an example how direct mapping is used for mapping cache and main memory. OR	L3	CO-III	[5M]
7	А	Differentiate between Main memories and Cache Memories.	L2	CO-III	[5M]
	В	Describe the various cache replacement policies. Identify the pros and cons in it. SECTION-IV	L2	CO-III	[5M]
8 A	А	How do internal and external components connected in a system? Differentiate between memory mapped IO and Isolated IO.	L2	CO-IV	[5M]
	В	Illustrate with a neat sketch Interrupt driven mode of IO Transfer.	L3	CO-IV	[5M]
_		OR			
9	А	What are the limitations of Programmed Control? Explain how it can be resolved using DMA transfer.	L3	CO-IV	[5M]
	В	What is privileged instruction? Why it is required for interrupt handling? Describe the process of handling interrupt in a system. SECTION-V	L2	CO-IV	[5M]
10	А	What is an arithmetic pipeline? How does it improve the	L3	CO-V	[5M]
	В	performance of a system? Demonstrate with an example. How do snoopy cache controller works in parallel architectures? Describe with an example. OR	L3	CO-V	[5M]
11	А	What are the various hazards on pipeline? How do you overcome the structural hazards in instruction pipeline?	L3	CO-V	[5M]
	В	Identify the various interconnection structures for parallel processors. Illustrate with a neat sketch multi stage switching network structure. ***	L3	CO-V	[5M]